Next: Tracking Frequency Steps
Up: PLL Tracking
Previous: PLL Tracking
Consider the steady-state error resulting from a change of input phase of magnitude

so that by taking Laplace Transforms

Substituting the above equation into equation (3.18) and then using the final value theorem (3.19) gives

so for F(0)>0,

Therefore there is no steady-state phase error due to phase steps at the input. In other words, a phaselock loop will eventually track out any change in phase.
Mark J Ivens
11/13/1997