next up previous contents
Next: Filter Transfer Functions and Up: Phaselock Loops Previous: Basic PLL Components

Analysis of basic PLL Function

 In this section elementary mathematical analysis of a simple phaselock loop is performed in order to obtain the phaselock loop transfer function. The basic phaselock loop components are shown again in figure 3.2. Further to the discussion in section 3.4.1, the function of a phase detector is to produce an output voltage proportional to difference in phase between its inputs. Thus the phase detector output voltage, vd is given by

\begin{displaymath}
v_d=K_d\big(\varphi_i(t)-\varphi_o(t)\big)\end{displaymath}

where Kd is the phase-detector gain factor measured in volts/radian. The phase detector output voltage vd then passes through the loop filter. The voltage at the output of the loop filter is given by

vc=vdF(s)

i.e.

\begin{displaymath}
v_c=K_dF(s)\big(\varphi_i(t)-\varphi_o(t)\big)\end{displaymath}

The deviation of the VCO from its centre frequency is given by  
 \begin{displaymath}
\frac{d\varphi_o(t)}{dt}=K_ov_c\end{displaymath} (15)
where Ko is the VCO gain factor which has units rad/sec-V. Substituting for vc yields

\begin{displaymath}
\frac{d\varphi_o}{dt}=K_oK_dF(s)\big(\varphi_i(t)-\varphi_o(t)\big).\end{displaymath}

Taking the Laplace transform on both sides of (3.11) and using

\begin{displaymath}
\mathcal{L}\left(\frac{df(t)}{dt}\right)=sf(s)-f(0)\end{displaymath}

gives

\begin{displaymath}
s\varphi_o(s)=K_ov_c\end{displaymath}

which on substituting for vc becomes  
 \begin{displaymath}
s\varphi_o(s)=K_oK_dF(s)\big(\varphi_i(t)-\varphi_o(t)\big)\end{displaymath} (16)
Equation (3.12) may be easily rearranged to obtain the closed loop transfer function

\begin{displaymath}
H(s)=\frac{\varphi_0(s)}{\varphi_i(s)}.\end{displaymath}

Performing such a manipulation yields the expression  
 \begin{displaymath}
H(s)=\frac{K_0 K_d F(s)}{s+K_0 K_d F(s)}.\end{displaymath} (17)
It can be seen from the form of the equation that PLL's essentially low pass filter incoming signals.
 
Figure 3.2:   PLL block schematic
\begin{figure}
\centerline{
\epsfig {file=eps/pll4.eps, width=10cm}
}\end{figure}


next up previous contents
Next: Filter Transfer Functions and Up: Phaselock Loops Previous: Basic PLL Components
Mark J Ivens
11/13/1997